MIPS Assembly Pipelined Processor

A 5-stage pipelined processor built in MIPS Assembly. Supports 32-bit instructions add, sub, and, or, slt, lw, sw, beq, addi, j and rol. Used SystemVerilog to test the processor on a Basys3 FPGA board.